2D nanoelectronics based on single-layer MoS 2 offers great advantages for both conventional and ubiquitous applications. This paper discusses the large-scale CVD growth of single-layer MoS 2 and fabrication of integrated devices and circuits for the first time. Fundamental building blocks of digital electronics, such as inverters and NAND gates, are fabricated to demonstrate its capability for logic applications.
Introduction
A single-molecular layer of MoS 2 consists of a layer of Mo atoms sandwiched between two layers of S atoms ( Fig.  1(a) ). As a 2D material, it shares many properties of the wellknown graphene such as excellent mechanical flexibility and high thermal stability up to 1090 °C. While with a direct bandgap of 1.8 eV [1] , it also overcomes the key shortcomings of graphene for electronic applications [2] -the lack of clear current saturation and pinch-off. 2D electronics based on MoS 2 represents the ultimate limit of scaling in the vertical direction, which is necessary to keep pushing Moore's Law. Its relatively wide bandgap is also advantageous over silicon for suppressing the source-to-drain tunneling at the scaling limit of transistors [3] . Moreover, 2D nanoelectronics based on MoS 2 and other transition metal dichalcogenides (TMD) materials are attractive as high-mobility (>100 cm 2 /V.s) options in the emerging field of large-area low-cost electronics that is currently dominated by low-mobility amorphous silicon and organic semiconductors (<10 cm 2 /Vs) [2, 4, 5] . Singlelayer MoS 2 can also complement graphene [6, 7, 8] Fig. 1(b) shows the experimental set-up for the CVD synthesis of single-layer MoS 2 , using S and MoO 3 as the precursor, and perylene-3,4,9,10-tetracarboxylic acid tetrapotassium salt (PTAS) as the seed [9] . Optical micrograph ( Fig. 2(a) ) and Raman spectroscopy (Fig. 3) confirm that single-layer MoS 2 with uniformity greater than 95% can be grown at centimeter-scale, which is only limited by the size of the reaction furnace. The high quality of the material is also evidenced by the outstanding photoluminescence peaks (Fig.  3) derived from its 1.8 eV direct bandgap and the highly ordered lattice structure that can be observed under high resolution TEM (Fig. 2(b) and (c)). AFM data confirms the thickness of the material is about 6.9 Å, typical of single-layer MoS 2 (Fig. 4) . The devices/circuits fabrication starts from the formation of ohmic contacts by depositing a 5nm Ti/ 50 nm Au metal stack using e-beam evaporation. Device isolation is achieved by O 2 plasma etching. The top gate dielectric consisting of 30 nm HfO 2 is then deposited by ALD at 170°C. To fabricate discrete transistors, the top gate is then formed by depositing 50 nm Pd. For the construction of integrated logic circuits, via holes are created on HfO 2 before the formation of the gate metal layer (M2, Fig. 5 ) using reactive ion etching (RIE) with BCl 3 /Cl 2 gas chemistry to connect M2 to M1. IEDM12-88 978-1-4673-4871-3/12/$31.00 ©2012 IEEE Fig. 7(a) shows the output characteristics of the fabricated single-layer MoS 2 FET with L G =L DS =1 μm. The device shows clear current saturation, which is due to the pinch-off of the channel at the drain side of the gate at high V DS since the saturation voltage V sat closely matches the gate overdrive V GS -V t . This is the first demonstration of current saturation in topgated MoS 2 FETs, a crucial device characteristic that has been missing in previous reports of MoS 2 FETs [10] . The maximum on-state current reaches 16 μA/μm at V DS =5 V and V TG =2 V. The threshold voltage is at -2 V (Fig. 7(b) ), indicating that the material is unintentionally doped n-type during the growth and fabrication process. The peak transconductance is around 3 μS/μm. The classical drift-diffusion model [11] accurately fits the device characteristics ( Fig. 7 (a) and (b) ). Due to a larger bandgap than Si and excellent electrostatic control of 2D electronics, the device exhibits a remarkable on/off current ratio exceeding 10 8 , giving the material great potential for ultra-low power applications such as driving circuits for flat panel display, where most of the incumbent materialsorganics and amorphous Si -have mobilities below 1 cm 2 /V.s due to their intrinsic disorder and tunneling-based transport mechanism. In contrast, mobility of CVD single-layer MoS 2 is extracted to be above 190 cm 2 /V.s ( Fig. 7(c) ). Such mobility may allow MoS 2 FETs to operate well for many analog applications, giving MoS 2 the potential to enable high performance analog circuits on bendable substrates, such as flexible RFID tags.
CVD Growth and Device/Circuit Fabrication

Integrated Logic Circuits based on Single-Layer MoS 2
A key contribution of this paper is the demonstration of large-scale fabrication of integrated circuits based on CVD single-layer MoS 2 . Fig. 8 and 9 show fully integrated inverters and NAND gates in depletion mode configuration. The inverters can operate under a wide range of V dd from 0.5 V to 5V with peak voltage gain close to 20 at V dd =5 V (Fig. 8(c) ). Fig. 9(c) shows the NAND gate performing logic function on two input signals. The output is low only when both inputs are high and the output is high when either or both of the two inputs are low. This demonstration of an NAND gate, one of the two types of universal logic gates (the other being NOR), shows that it is possible to realize any Boolean functions on CVD MoS 2 thin film.
Conclusion
Integrated devices and circuits based on large-scale single-layer MoS 2 grown by CVD are presented for the first time. The transistors fabricated on this material demonstrate excellent characteristics such as record mobility for CVD MoS 2 , ultra-high on/off current ratio and record current density. The demonstration of both digital circuits shows the capability of this single-molecular-layer thick material for logic applications, offering scalable new materials that can combine silicon-like performance with the mechanical flexibility and integration versatility of organic semiconductors.
Fig.4 (a) AFM images and (b) cross-sectional profiles of the single-layer MoS 2 thin film grown by CVD.
The coated PTAS seeds act as a nucleation site to initiate the growth. In this sample, the CVD growth process is intentionally stopped before the growth initiated from neighboring seeds merges. The AFM image hence shows the single-layer MoS 2 grown in an equilateral-triangle pattern that is determined by its underlying lattice structure. The CVD single-layer MoS 2 has a thickness of 6.9 Å, typical for single-layer MoS 2 sheets. A ceramic boat containing MoO 3 powder (0.02 g) was placed in the center of the quartz tube and a second ceramic boat with sulfur powder (0.01g) was placed upstream. The substrate was pretreated with a droplet of aqueous PTAS solution and then mounted on top of the boat containing MoO 3 powder. During the growth, the furnace was heated to 650⁰C in Argon environment. The sulfur vapor was carried by the Argon gas and reduced the MoO 3 powder to form volatile suboxide MoO 3 -x, which diffused to the substrate and was further reduced by sulfur vapor to form MoS 2 films. The same approach can also be used to grow other TMD semiconductors such as WS 2 , making these devices ideal for ultra-low power applications. The subthreshold swing is 110 mV/dec. V BG =0 V. The classical drift-diffusion (DD) model (black dotted lines) [11] gives an excellent fit to the data in (a) and (b), indicating that the carrier transport in these devices are dominated by drift-diffusion and current saturation in (b) is due to channel pinch-off at the drain side of the gate, i.e. V sat =V TG -V t , all similar to conventional long channel MOSFETs. (c) Mobility of CVD single-layer MoS 2 is extracted using the back-gate characteristics based on the expression μ=(dI DS /dV BG )×(L G /(WC G V DS )). W is the width of the device. L G =1 μm is the gate length. C G is the gate capacitance per unit area, which is based on 285 nm SiO 2 for the back gate. V DS =1 V is the bias applied at the drain electrode relative to the source electrode. After the deposition of HfO 2 , typical field effect mobility measured is around 190 cm 2 /V.s for CVD single-layer MoS 2 grown on SiO 2 substrate. The high-k HfO 2 environment is believed to improve the mobility in MoS 2 by suppression of Coulomb scattering and spatial-confinement-induced modification of the acoustic phonon spectrum in the underlying MoS 2 [10] . The mobility extracted using this method represents a conservative estimate of the mobility value because of effects of contact resistance, which was not de-embedded in the measurements. Inset: the device structure. Ti/Au pads provide ohmic contacts to MoS 2 . The top-gate dielectric consists of 30 nm HfO 2 . The top-gate is formed with Pd. The conductive Si substrate acts as the backgate. 
